EE105 Microelectronic Devices and Circuits Module 4-5: Differential Amplifiers

Prof. Ming C. Wu


wu@eecs.berkeley.edu

511 Sutardja Dai Hall (SDH)





Differential & Common Mode Signals



Consider positive and negative input terminal signals V_i⁺ and V_i⁻

 $V_{id} = V_{in}^+ - V_{in}^-$

- Define differential signal as:
- Define common mode signal as: $V_{ic} = (V_{in}^+ + V_{in}^-)/2$
- We can create arbitrary V_i⁺ and V_i⁻ signals from differential and common mode components:

$$V_{in}^+ = V_{ic} + rac{1}{2} V_{id} \qquad \quad V_{in}^- = V_{ic} - rac{1}{2} V_{id}$$

This also applies to differential output signals:

$$V_o^+ = V_{oc} + rac{1}{2} V_{od} \qquad V_o^- = V_{oc} - rac{1}{2} V_{od}$$




Why Differential?

- Differential circuits are much less sensitive to noises and interferences
- Differential configuration enables us to bias amplifiers and connect multiple stages without using coupling or bypass capacitors
- Differential amplifiers are widely used in IC's
 - Excellent matching of transistors, which is critical for differential circuits
 - Differential circuits require more transistors → not an issue for IC







Neural Recording



An array of electrodes is implanted in the motor cortex and senses extracellular signals that include firing from nearby neurons



Extracellular Neuronal Signals




- The goal of a neural recording device is to record the smallamplitude neural signals and pick out the meaningful signals from the "noise".
- These signals are then decoded to create trajectories, movements, and speeds for controlling prostheses, computers, etc.





60Hz and Other Interferers




- In reality, the tiny signals recorded from the brain can get corrupted by numerous interferers.
- Ambient 60Hz noise couples into electrical signals in and on the body
- Motion can cause voltage artifacts from the movement of the electrodes relative to the neurons





MOS Differential-Pair

Basic Configuration



Two matched MOS transistors Common current bias "Differential signls" applied to v_{G1} and v_{G2} (equal amplitude but opposite sign) "Differential outputs" are produced at v_{D1} and v_{D2}


Note in differential configuration, V_{GS} is fixed for both Q₁ and Q₂

$$I_{D1} = I_{D2} = \frac{I}{2}$$
$$\frac{I}{2} = \frac{k_n}{2} \left(V_{GS} - V_{tn} \right)^2$$
$$V_{GS} = V_{tn} + \sqrt{\frac{I}{k_n}}$$





Large Signal Behavior of Diff Mode Operation



$$v_{id} = v_{in+} - v_{in-} = \left(V_{Tn} + \sqrt{\frac{I_1}{k_n}}\right) - \left(V_{Tn} + \sqrt{\frac{I_2}{k_n}}\right)$$


$$v_{id} = \sqrt{\frac{I_1}{k_n}} - \sqrt{\frac{I_2}{k_n}} = \sqrt{\frac{I + \Delta i/2}{k_n}} - \sqrt{\frac{I_2 - \Delta i/2}{k_n}}$$

$$\Delta i = i_{D1} - i_{D2}$$
solve
$$\Delta i = k_n v_{id} \sqrt{\frac{2I}{k_n}} - v_{id}^2$$



Common Mode Rejection

Differential Pair Rejects Common-Mode Inputs



The common voltages applied to both Q_1 and Q_2 are referred to as common mode, V_{CM} . Common mode inputs usually come Differential pair should reject V_{CM} :

 V_{CM} simply changes the voltage at Source, V_{S} . The drain currents remain fixed:


$$I_{1} = I_{2} = \frac{I}{2}$$
$$v_{D1} = V_{DD} - \frac{I}{2}R_{D} = v_{D2}$$

Differential output $v_{D1} - v_{D2} = 0$





Common Mode Input Range




What is the maximum and minimum common-mode input voltage?





Small Signal Operation



$$v_{G1} = V_{CM} + \frac{1}{2}v_{id};$$
 $v_{G2} = V_{CM} - \frac{1}{2}v_{id}$
For differential differential particular the potential zero. This is constrained at the potential zero.

al AC small signal, the air is "anti-symmetric". at the mid point (Source) is called "Virtual Ground"

 $+ v_{id}/2 \circ + Q_{1} \circ Q_{2} + o - v_{id}/2$ $v_{gs1} = v_{id}/2 - I/2 - v_{id}/2$


0V

Virtue Ground

This virtual ground is obtained without using a large bypass capacitor → much smaller area and better frequency response



Differential "Half Circuit"




Because the two halves of the circuits are anti-symmetric, and Source is at virtual ground, we can simplifed and just analyze the "half circuit" Q_1 biased at $\frac{I}{2}$ $A_d = \frac{\frac{v_{od}}{2}}{\frac{v_{id}}{2}} = \frac{v_{od}}{v_{id}} = g_m (R_D \parallel r_o)$






AC Equivalent Circuit for Common Mode Input





Common Mode "Half Circuit"




- For common-mode inputs, the two half circuits are symmetric. The Source is not virtual ground any more.
- R_{ss} can be considered as two parallel combination of 2R_{ss}.
- Each CM half circuit has 2R_{ss} connected to the source





Ideal CM Output Voltage



Common-Source with degeneration

The common-mode half-circuit is basically a common-source amplifier with source degeneration. The gain is


$$\frac{v_{o1}}{v_{icm}} = \frac{v_{o2}}{v_{icm}} = \frac{-R_D}{1/g_m + 2R_{SS}}$$

Since $2R_{SS} >> 1/g_m$,
 $\frac{v_{o1}}{v_{icm}} = \frac{v_{o2}}{v_{icm}} \approx \frac{-R_D}{2R_{SS}}$
 $v_{od} = v_{o2} - v_{o1} = 0$

Output voltage is zero for ideal differential pair with perfectly matched transistors and resistors, and the CM voltage is small enough that Q_1 and Q_2 remains in Saturation



Useful Metric for Diff Amps: CMRR



- Common Mode Rejection Ratio (CMRR)
 - Define: a_{vd}: differential gain, a_{vc}: common mode gain

$$ext{CMRR} = \left(rac{a_{vd}}{a_{vc}}
ight)$$

 CMRR corresponds to ratio of differential to common mode gain and is related to received signal-to-noise ratio


$$V_{od} = a_{vd}V_{sig} + a_{vc}V_{noise}$$

$$\Rightarrow \frac{Signal}{Noise} = \left(\frac{a_{vd}}{a_{vc}}\right) \left(\frac{V_{sig}}{V_{noise}}\right) = \text{CMRR}\left(\frac{V_{sig}}{V_{noise}}\right)$$



Courtesy: M.H. Perrott

Differential Amplifier with Current-Source Loads




 Q_3 and Q_4 are PMOS current sources (active loads) From half-circuit

$$A_{d} = \frac{v_{od}}{v_{id}} = g_{m1} (r_{o1} \parallel r_{o3})$$



BSAC

Cascode Differential Amplifier



Cascode configurations for both amplifying transistors and current source loads.

From half-circuit


$$A_{d} = \frac{v_{od}}{v_{id}} = g_{m1} \left(R_{on} \parallel R_{op} \right)$$
$$R_{on} = \left(g_{m3} r_{o3} \right) r_{o1}$$
$$R_{op} = \left(g_{m5} r_{o5} \right) r_{o7}$$

If all transistors are identical,

$$R_{on} = R_{op} = g_m r_o^2$$
$$A_d = \frac{1}{2} g_m^2 r_o^2$$



Differential Input, Single-End Output







MOS Differential Pair with Current Mirror Load

